

FIG. 1




FIG. 2 is a block diagram of a specification circuit 120 and an implementation circuit 122. The specification circuit 120 includes a first stage 125, a second stage 126, and a third stage 127. The implementation circuit 122 includes a first stage 125, a second stage 126, and a third stage 127. The specification circuit 120 is connected to primary inputs 102 and primary outputs 104. The implementation circuit 122 is connected to primary inputs 152 and primary outputs 154.

specification circuit 120

primary inputs 102






FIG. 2

implementation circuit 122

primary inputs 152





STAGE 1





FIG. 3a



STAGE 2






FIG. 3b

FIG. 4

Fanin signatures		Fanout signatures	
ABE	DJ	C	BF
S9	S11	S9	S11
I45	I59	I45	I59
	S7	S57	S29
	I35	I14	I8
		S80	S64
		I26	I53
		I75	
		I76	

Fanin signatures		Fanout signatures	
ABE	DJR	C	BF
S9	S11	S9	S11
I45	I59	I45	I59
		S57	S29
		I14	I8
		S80	S64
		I26	I53
		I75	
		I76	

FIG. 5



250	In[1]	In[2]	In[3]	Out[1]	Out[2]	Out[3]
	0	0	0	0	1	0
	0	0	1	1	1	1
	0	1	0	0	1	1
Don't care input	0	1	1	1	0	1
	1	0	0	0	0	0
Don't care input	1	0	1	1	0	1
	1	1	0	1	1	0
	1	1	1	0	1	0
255	In[4]	In[5]	In[6]	Out[4]	Out[5]	Out[6]
	0	0	0	0	1	0
	0	0	1	1	1	1
	0	1	0	0	1	1
Don't care input	0	1	1	0	1	1
	1	0	0	0	0	0
Don't care input	1	0	1	0	0	1
	1	1	0	1	1	0
	1	1	1	0	1	0

FIG. 7




FIG. 8

